home
    PlatformJulia API
Applications
    JuliaSimModel OptimizerControlDigital Echo
Model Libraries
    HVACBatteriesMultibodyAerial Vehicles
Utility Libraries
    JuliaSimCompilerFMU Generation
User Documentation
    CedarEDACedarWaves
PDKs
    Sky130GF180MCU
Internals
    CedarSimDAECompilerSpectre/SPICE ParserVerilog-A Parser
    /
    CedarEDA logoCedarEDA logo
    • Home
    • Getting Started
      • Launching CedarEDA on JuliaHub
      • Running Transient Analysis
      • Running Parametric Sweeps
      • Running DC Analysis
      • Running AC Analysis
      • Working with Plots
      • Parameter Tuning with Optimization
    • User Guide
      • Simulation Basics
        • SPICE Syntax
        • Spectre Syntax
        • Verilog-A Syntax
        • Import from KiCAD
        • Import from xschem
      • Reporting Issues
    • Reference
          • Butterworth
          • RC
          • CMOS Inverter
          • D Flip Flop
          • Impedance Matcher
          • Operational Transconductance Amplifier (OTA)
          • Biased Amplifier
      • API Reference
    Version
    • User Guide
    • Syntax Support
    • Verilog-A Syntax
    • Verilog-A Syntax

    Verilog-A Syntax Support

    Documentation on Verilog-A syntax support is not finalized yet.

    « Spectre SyntaxImport from KiCAD »

    Powered by Documenter.jl and the Julia Programming Language.

    Settings

    This document was generated with Documenter.jl version 1.4.0 on Thursday 9 May 2024. Using Julia version 1.12.0-DEV.469.